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We report the electrical characteristics of chemical vapor deposited (CVD) monolayer
molybdenum disulfide (MoS2) top-gated field-effect transistors (FETs) on silicon nitride (Si3N4)
substrates. We show that Si3N4 substrates offer comparable electrical performance to thermally
grown SiO2 substrates for MoS2 FETs, offering an attractive passivating substrate for transition-
metal dichalcogenides (TMD) with a smooth surface morphology. Single-crystal MoS2 grains are
grown via vapor transport process using solid precursors directly on low pressure CVD Si3N4, elim-
inating the need for transfer processes which degrade electrical performance. Monolayer top-gated
MoS2 FETs with Al2O3 gate dielectric on Si3N4 achieve a room temperature mobility of 24 cm
2/V
s with Ion/Ioff current ratios exceeding 10
7. Using HfO2 as a gate dielectric, monolayer top-gated
CVD MoS2 FETs on Si3N4 achieve current densities of 55 lA/lm and a transconductance of
6.12 lS/lm at Vtg of 5V and Vds of 2V. We observe an increase in mobility at lower tempera-
tures, indicating phonon scattering may dominate over charged impurity scattering in our devices.
Our results show that Si3N4 is an attractive alternative to thermally grown SiO2 substrate for TMD
FETs.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4907885]
Graphene as a two-dimensional material has been thor-
oughly studied for its remarkable electrical, mechanical, and
optical properties. However, a large roadblock to potential
graphene-based CMOS devices is the absence of a bandgap,
due to graphene’s Dirac cone band structure. As a result, other
two-dimensional (2D) materials such as transition-metal
dichalcogenides (TMDs) are being studied. Of the TMDs, mo-
lybdenum disulfide (MoS2) has particularly attracted a lot of
attention. MoS2 is a 2D semiconductor with a bulk indirect
bandgap of 1.3 eV, and a direct bandgap of 1.8 eV for sin-
gle layers.1–3 Its bandgap allows for high Ion/Ioff metal-oxide
semiconducting field-effect transistors (MOSFETs). In princi-
ple, the confinement of channel charge carriers to nearly
atomic thicknesses (0.65 nm) allows for improved gate con-
trol, leading to reduced short-channel effects. Top-gated FETs
based on exfoliated monolayer MoS2 flakes on SiO2 have
shown room temperature mobilities >80 cm2/V s, with Ion/Ioff
ratios exceeding 108.4 However, exfoliated MoS2 flakes are
typically small and cannot be easily scaled to large areas.
Recent studies have shown that the substrate can play a
large role in the performance of MoS2 FETs. Multi-layer
MoS2 back-gated FETs on 50 nm Al2O3 substrates have
shown back-gated mobilities >100 cm2/V s,5 while multi-
layer MoS2 FETs on 50 nm thick spin-coated poly(methyl
methacrylate) (PMMA) substrates have achieved back-gated
mobilities >400 cm2/V s.6 Furthermore, the mobility can be
engineered by applying an appropriate top gate dielectric,
such as HfO2, Al2O3, or polymer dielectrics.
7–9 Applying a
high-k dielectric as either a substrate or superstrate increases
the screening of charged impurities in the MoS2 layer, which
may enhance the mobility.10 The substrate may affect FET
performance by introducing long range or short range charge
disorder. It has been shown that the MoS2 follows the mor-
phology of the substrate surface, whereby a rough surface
may affect long range and short range scattering parame-
ters.6,11 Graphene was reported to have a smooth surface
morphology when transferred on Si3N4 substrates.
12 As a
result, graphene on Si3N4 showed comparable mobility to
SiO2 due to lower long and short range scattering parame-
ters. Additionally, various substrates can cause carrier fluctu-
ations due to extrinsic doping, which can be a contributing
factor to the mobility.
We report on the fabrication and characterization of top-
gated chemical vapor deposition (CVD)-grown MoS2 FETs
on Si3N4 insulating substrates. We see comparable electrical
performance of MoS2 FETs on these substrates as compared
to conventional thermally grown SiO2-Si substrates. Silicon
nitride substrates offer superior passivating qualities over
thermal oxide, such as better diffusion barriers against water
molecules and ions, and a higher dielectric constant leading
to increased electric field screening.13 Additionally, Si3N4
can function better as an etch stop layer than SiO2 while
etching the gate dielectric from the source/drain and other
regions. Silicon nitride substrates were grown by low pres-
sure chemical vapor deposition (LPCVD) at 800 C on
highly doped silicon. In this study, the MoS2 atomic films on
Si3N4 (90 nm)/Si substrates were prepared by the sulfuriza-
tion of MoO3, a process similar to those described in Refs.
14–16. The starting materials were MoO3 (15mg) and sulfur
(1 g) powder that were loaded in alumina crucibles and
placed inside a quartz tube. The temperature of the furnace
was raised to 850 C with temperature of sulfur end of the
furnace at roughly 350 C. The growth continues for 5 min at
850 C, after which the heater in the furnace was turned off
and the N2 flow rate was set to 200 sccm for cooling down.
A combination of atomic force microscopy (AFM) (Figure
1(a)), Raman spectroscopy (Figure 1(b)), and photolumines-
cence spectroscopy (PL) (Figure 1(c)) was used to ascertain
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the single-layer thickness of the isolated as-grown CVD
MoS2 domains used for electrical characterization. As shown
in Figure 1(a), the CVD MoS2 domains were typically
0.8 nm in thickness and did not show surface contamination
before any fabrication steps. The E12g peak is at 383.4 cm
1
with the A1g at 402.9 cm
1. This corresponds to a peak sepa-
ration delta (D) of 19.5 cm1, which is characteristic of
single-layer MoS2.
17,18 The full width at half maximum
(FWHM) of the E12g and A1g peaks can indicate the quality
of the film. The CVD MoS2 grown on Si3N4 shows a FWHM
of 6.69 cm1 for the A1g peak and 5.3 cm
1 for the E12g
peak, similar to reports of CVD MoS2 on SiO2 substrates.
14
The PL spectrum of the CVD MoS2 also shows a strong peak
at around 685 nm (1.81 eV) which is widely reported as the
band gap of monolayer MoS2.
14
Top-gated MoS2 FETs were fabricated as follows.
Suitable CVD grown MoS2 flakes were identified using a
combination of optical contrast, Raman spectroscopy, and
AFM images. Device active regions were defined using
e-beam lithography. Excess MoS2 was etched using Cl2
plasma. Next, metal electrodes were defined with a second e-
beam lithography step. A stack of Ag/Au (20 nm/30 nm) was
deposited as a low-work function (4.26 eV) source/drain
metal electrodes to enhance n-type conduction of the MoS2
FET. Following a metal liftoff in acetone, atomic layer depo-
sition (ALD) was used to deposit a 25 nm thick layer of
Al2O3 or HfO2 as a top gate dielectric. The top gate electrode
was then defined using a final e-beam lithography step. The
top gate metal was deposited as a 50 nm stack of Ni/Au. A
final metal liftoff in acetone completed device fabrication.
An optical image of the final device structure used for tem-
perature dependence and mobility extraction is shown in the
inset of Figure 2(b). Measurements presented in this paper
were taken in vacuum (106Torr), and in the dark. The
back-gate was grounded in all top-gated measurements.
Figure 2(a) is the Ids-Vgs transfer characteristics of a
MoS2 transistor with a top gate dielectric of Al2O3. For all
DC measurements, the device gate length (Lg) is 300 nm and
the widths (W) vary from 10 lm to 25lm, depending on the
size of the CVD MoS2 domain. The top gate voltage (Vtg) is
swept from 7V to 7V with the drain voltage (Vd) varying
from 0.1V to 2.0V. The device exhibits a threshold voltage
(Vth) around 4.0V, indicating unintentional n-type doping
of the MoS2 during the fabrication or growth. This is com-
mon for both CVD and exfoliated MoS2 devices, intrinsi-
cally caused by sulfur vacancies in the MoS2 and
extrinsically by doping sources such as PMMA and acetone.
With Al2O3 as the top gate dielectric, the Ion/Ioff ratios
exceed 107 at a Vds of 2.0V with off-state currents less than
107lA/lm. Using the slope of the Ids-Vgs curve in the lin-
ear region, the intrinsic field-effect mobility is calculated
using lfe¼ [dIds/dVgs][L/WCoxVds]. Operating at a low-field
Vds of 0.1V, we extract a maximum mobility of 24 cm
2/V s.
This mobility agrees with reported values for CVD MoS2
FETs on thermally grown SiO2.
19–21 Figure 2(b) shows the
Ids-Vds output curves. Figure 2(c) is the Ids-Vgs transfer char-
acteristics and Figure 2(d) is the Ids-Vds output characteris-
tics of a monolayer MoS2 transistor with a top gate dielectric
of HfO2. The current densities for HfO2 are much larger than
that of Al2O3, exceeding 55 lA/lm at a Vds of 2.0V. As
shown in the inset of Figure 2(c), the devices with HfO2 gate
dielectric on Si3N4 substrates achieve a maximum transcon-
ductance (gm) of 6.17 lS/lm at a Vds of 2.0V. These figures
exceed previous reports of current density and transconduc-
tance in top-gated CVD grown monolayer MoS2 devices
with equivalent gate lengths.20,22 We can see the output
curves tending more towards current saturation with HfO2.
Recent reports have shown that Si3N4 can be used to n-type
dope TMDs.23,24 Positive fixed charge centers within the
nitride films can act as charge transfer doping centers, which
forms a possible explanation for the large Vth shifts in our
devices. Additionally, oxygen vacancies at the MoS2 to gate
dielectric interface can function as shallow charge traps,
which would increase the Ioff.
25 A possible source for these
uncompensated atoms is improper surface temperature ramp-
ing before ALD growth. The substrate leakage for all Si3N4
substrate devices is low, averaging less than 0.25 fA/cm2.
Figure 3 shows the four point conductance (G) at differ-
ent temperature (T) values ranging from 300K to 77K. As
shown in the inset of Figure 2(b), the device dimension used
for this measurement was a Lg of 5 lm and a W of 10 lm.
The MoS2 FETs used for low-temperature measurements
FIG. 1. (a) AFM image of an isolated triangular monolayer MoS2 domain on Si3N4. The CVD MoS2 domains were typically 0.8 nm in thickness and did not
show surface contamination before any fabrication steps. (b) Raman map of the same isolated monolayer MoS2 domain with the Raman and photolumines-
cence spectra shown below. The E2g1 peak is at 383.4 cm
1 with the A1g at 402.9 cm
1. This corresponds to a D of 19.5 cm1. (c)The photoluminescence spec-
trum of the CVD MoS2 also shows a strong peak at around 685 nm (1.81 eV). The scale bar is 5 lm.
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were gated with Al2O3, as they possessed a higher fabrica-
tion yield over HfO2 gated devices. As temperatures are
reduced, the Vth shifts towards higher voltages. This is
because a larger bias voltage is required to overcome the
larger potential barrier that less energetic electrons face at
lower temperatures. To offset the Vth shift, Figure 3 plots G
vs. Vtg–Vth for different temperatures. The inset of Figure 3
shows the four point intrinsic mobility vs. temperature. The
mobility increases with decreasing temperature to a value of
58 cm2/V s at 77K, suggesting a decrease in ionized impurity
scattering in the top gate configuration. In the phonon-
limited region of 100K to 300K, the mobility vs. tempera-
ture data can be fit to lTv to gain some insight into the
scattering mechanisms of the device. A functional fit of the
highest mobility device yields v 0.65, which is signifi-
cantly less than the predicted theoretical value (v¼ 1.52).
This predicted theoretical value takes into account the
quenching of the homopolar phonon modes of monolayer
MoS2, suggesting that other temperature-dependent scatter-
ing mechanisms are involved in our devices.26 Previous
reports of mobility dependence on temperature have
extracted a coefficient as low as v¼ 0.3 for top-gated MoS2
with HfO2 (k¼ 19) as a gate dielectric.27 Our devices for this
measurement were gated with Al2O3 in a significantly lower-
k top gate environment, suggesting the high-k Si3N4 sub-
strate may also contribute to screening phonons. This is also
supported by the fact that Si3N4 has a higher surface polar
optical phonon energy than SiO2, which leads to less remote
phonon scattering in the MoS2 channel.
28
In summary, we demonstrate top-gated CVD MoS2
FETs on Si3N4 with comparable electrical performance to
SiO2 substrates. We achieve a mobility of 24 cm
2/V s with
Ion/Ioff ratios exceeding 10
7. Using HfO2 as a top gate dielec-
tric, devices achieve current densities of 55 lA/lm and a
max transconductance of 6.12 lS/lm. Temperature depend-
ence of mobility in MoS2 on Si3N4 shows a strong suppres-
sion of charged impurity scattering and a weaker than
expected dependence on phonon scattering, suggesting the
Si3N4 may play a role in screening remote phonons. We
show that Si3N4 substrates are viable for TMD-based logic
devices and potential radio frequency applications.
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